Speedata
Seniority was normalized from the source posting. The posting date comes from source metadata.
BSc in Electronics Engineering or Computer Science
10+ Years of industry experience in verification, full chip dev. cycle.
2+ years of experience in leading a team of engineers (including technical and personal mentoring, etc.)
Experience with System Verilog and UVM methodology - MUST
Listing aggregated by Goozali Jobs. Apply on the employer's site.
