Apple
Seniority was normalized from the source posting. The posting date comes from source metadata.
In this visible role, you will be responsible for taking part in a SoC verification process of a large-scale SoC. You will develop verification test plans, tools, test benches, protocol monitors, and...
Pursuing for BSc in Electrical engineering, Computer Engineering Previous demonstrated internship or project work in the above fields – advantage. Experience with C/C++, Verilog, VHDL, scripting languages is helpful. Knowledge in Verilog- Advantage.
Listing aggregated by Goozali Jobs. Apply on the employer's site.
