Develop next-generation NPU hardware models using C++, Python and SystemC, collaborating across hardware, verification and compiler teams to shape architecture, optimise ML performance and drive technical direction.
